Abstract-This paper analyzes the impacts of single-chargedtrap-induced random telegraph noise (RTN) on FinFET devices in tied-and independent-gate modes, 6T static random access memory (SRAM) cell stability, and several basic logic circuits. The dependence of RTN on trap location, EOT, and temperature is evaluated through 3-D atomistic TCAD simulation. It is observed that the charged trap located near the bottom of sidewall (gate) interface and in the middle region between the source and drain will result in the most significant impact. EOT scaling and higher operating temperature improve the immunity to RTN. RTN degradation in independent-gate mode and the dependence on the location of the trap and bias-dependent current-conduction path are analyzed. We show that the planar BULK device, with larger subthreshold swing (S.S.) and comparable trap-induced V T shift, exhibits less nominal RTN degradation than FinFET for traps placed in the worst position. However, the larger variability and surface conduction characteristic of the planar BULK device lead to broader dispersion and larger worst case RTN degradation than the FinFET device with smaller variability and volume conduction. For traps randomly placed across the interface, similar RTN amplitude dispersions are observed for FinFET and planar BULK devices except in the vicinity of distribution tail due to the strong interaction between the charged trap and discrete random dopants in planar BULK devices. For 6T FinFET SRAM cell, the READ static noise margin of 64 possible combinations from trapping/detrapping in each cell transistor is examined. Because of reduced carriers with decreasing supply voltage (V dd ), the importance of RTN on subthreshold cell stability increases. Moreover, the leakage and delay of FinFET inverters, two-way NAND, and two-to-one multiplexer are investigated using 3-D TCAD mixed-mode simulations. The RTN is found to cause ∼24%-27% and ∼13%-15% variations in leakage and delay at V dd = 0.4 V, respectively, for the logic circuits evaluated.
I. INTRODUCTION

D
UE TO ITS superior gate control, electrostatic integrity, and variability, FinFET has demonstrated satisfactory scalability and feasibility for mass production of post-22-nm technology node [1] . For FinFET, the scaled fin width and metal-gate work function for the control of short-channel effects and device threshold voltage introduce new variation sources. Fin line edge roughness (fin LER) and work function variation (WFV) have been shown to be the primary sources of variations [2] - [9] . For extremely scaled devices, the random telegraph noise (RTN) caused by trapping/detrapping of carriers at the interface trap has emerged as an important concern [10] - [15] and has been widely investigated for planar BULK MOSFETs. Due to its long-tailed distribution and strong geometry dependence, RTN is expected to become a primary source of variation in the future [10] .
In this paper, we evaluate the influence of single-trap-induced RTN on FinFET drain current variation, 6T FinFET static random access memory (SRAM) cell stability, and leakage/delay in several basic logic circuits. The static change in drain current in an acceptor-type interface trap [ Fig. 1(a) ] is considered in this work. It is known that, in the case of acceptor traps, the charged state is trapping of electrons while, for the donor traps, the charged state is detrapping of electrons. In other words, we simulate the behavior of negatively charged interface traps with a trapping (electron) and a neutral detrapping state and ignore the contribution of RTN from the bulk (oxide) trap [13] - [15] . The dynamic current transition determined by the emission and capture times of the conducting carrier is neglected; thus, the results represent the amplitude fluctuation between the limiting and end cases. In addition, we consider the impact of carrier number fluctuation, while the mobility fluctuation modulated by the charged trap is neglected. Fig. 1(b) shows the distorted potential contour resulting from a single charged trap at the interface of sidewall (gate) using 3-D TCAD atomistic simulations [16] . This paper is organized as follows. Section II analyzes the impacts of single-trap-induced RTN on FinFET devices at various EOTs, temperatures, and modes (tied gate and independent gate) of operations. In addition, we propose a simple expression to describe the behavior of RTN amplitude in the subthreshold region. FinFET EOT and fin width scaling in the presence of RTN is discussed in Section III. In Section IV, planar BULK and FinFET MOSFETs are compared in the presence of random 0018-9383/$31.00 © 2012 IEEE variation. The difference in the interaction between charged trap and individual variation sources for planar BULK and FinFET is examined. Furthermore, the study of RTN variation for the cell stability of subthreshold 6T FinFET SRAM and leakage/delay in FinFET logic circuits is included in Section V. The SOI FinFET studied in this work has a lightly doped fin channel (10 15 cm −3 ) with L eff = 25 nm, W fin = 7 nm, and H fin = 20 nm. High-κ gate dielectric (κ = 25) is used to reduce gate leakage. The top gate has a thick gate insulator, and the impact of RTN on the top gate interface is not considered.
II. IMPACTS OF RTN ON TIED-/INDEPENDENT-GATE FinFETs
To validate our simulations, we compare our simulation results with the published RTN amplitude (ΔI D /I D ) of SOI FinFET [12] in Fig. 2 . As can be seen, the experimental data fall within the possible range of our simulations with three different trap locations. Fig. 3(a) shows the dependence of RTN amplitude on the position of the single charged trap placed across the FinFET sidewall interface. Similar to planar BULK MOSFET [17] , significant RTN impact is found for the trap located near the middle region between the source and drain (region A), and the RTN amplitude decreases toward the source/drain (regions B and C). Regarding the fin height direction [z-direction in Fig. 3(b) ], the trap located near the bottom of sidewall interface (z = 0 nm) is closer to the path with high subthreshold current [due to the fringing drain field penetration through buried oxide in the lightly doped fin channel, as shown in Fig. 3(b) ], thus leading to larger impact of RTN.
In Fig. 4 , the dependence of RTN amplitude on gate voltage (V g ) for various EOTs is shown. As can be seen, due to reduced conducting carriers [18] , RTN amplitude increases with decreasing V g . For a device operating in the subthreshold region, the RTN amplitude can be expressed as [19] 
which is proportional to the trap-induced V T shift (ΔV T ) and inversely proportional to the subthreshold swing (S.S.). As can be seen in Fig. 4 , the model shows fairly good agreement with the TCAD results. In addition, it is observed that thinner EOT reduces RTN amplitude owing to better electrostatic integrity which suppresses the trap-induced potential perturbation (ΔV T in the inset of Fig. 4) . Specifically, the reduction of ΔV T with smaller EOT (3X improvement in RTN amplitude) overwhelms the decrease in S.S. (1.2X degradation of RTN amplitude), thus reducing the RTN amplitude with EOT scaling. Fig. 5 shows the temperature dependence of RTN amplitude with the trap placed in the middle between source and drain regions (region A). Due to the significantly degraded S.S. at higher temperature, the RTN amplitude at T = 400 K is smaller than that at 300 K. Notice that, for FinFET operating in the subthreshold region (V g < V T ), different V g dependences of RTN amplitude are observed for the trap located in different vertical positions. The RTN amplitude increases (decreases) with decreasing V g for the trap located near the bottom (top) region of sidewall interface. This can be explained by the change of current density distribution at different V g biases. Fig. 6 shows the normalized electron current density along the fin height direction (z-direction) at various gate biases. At low V g , larger fraction of electron current flows near the bottom of the silicon fin. As V g increases, more electron current flows through the top part of the silicon fin due to the stronger coupling of V g along the fin height direction. As such, the modulation of subthreshold current flow by the charged trap located near the bottom (or top) region increases (or decreases) with lower V g .
FinFET operating in independent-gate mode (here, we define one of the sidewall gates as the front gate and the other as the back gate) results in asymmetry of current conduction inside the silicon fin. Hence, placement of the charged trap in the front or back gate leads to different RTN amplitudes. Fig. 7 shows the dependence of RTN amplitude on front-gate voltage (V fg ) at various back-gate biases (V bg ) with a single trap placed at the center of front-gate [ Fig. 7(a) ] and back-gate [ Fig. 7(b) ] interfaces. It can be seen that the RTN amplitude is significantly larger than that of the tied-gate mode (Fig. 4) . While operating in independent-gate mode, the current-conduction path can be modulated by V bg (Fig. 8) . As the conduction path moves closer to the charged trap, more conducting carriers are affected by the perturbed potential, thus resulting in larger RTN amplitude. It is observed that negative (or positive) V bg exhibits larger RTN amplitude for the trap located at the center of the front-gate (or back-gate) interface. The modulation of current-conducting path by V bg also results in the opposite dependence of Fig. 7(a) and Fig. 7(b) . For the trap located at the front-gate interface, smaller V bg bias exhibits higher impact, whereas the opposite trend is observed for the trap placed at the back-gate interface. Notice also that, in Fig. 7(a) , as V fg increases to a moderate value (V fg > 0.6 V), more carriers are generated at the front gate to screen the influence of the charged trap, and the RTN amplitude starts to decrease.
III. IMPLICATIONS FOR FINFET SCALING
The scaling of EOT and fin width (W fin ) to maintain satisfactory electrostatic integrity is important for FinFET device scaling. It has been shown in Fig. 4 that thinner EOT is beneficial for reducing the impact of RTN. In this section, we assess the impact of RTN on FinFETs with various fin widths. The implications for FinFET scaling are also addressed. Fig. 9 shows the dependence of RTN amplitude on V g with various fin widths (W fin = 6−12 nm). As can be seen, due to the increased ΔV T (resulting from the close proximity between the interface trap and the current path) and reduced S.S. (see the inset of Fig. 9 ), FinFETs with thinner W fin are more susceptible to RTN, implying a possible concern of using thinner W fin in scaled FinFET.
In Fig. 10 , we evaluate the RTN amplitude in FinFETs for the 22-, 16-, and 11-nm technology nodes based on the following: 1) the prediction of ITRS [20] with both EOT scaling and W fin scaling [ Fig. 10(a) ] and 2) considering only W fin scaling [ Fig. 10(b) ]. FinFET devices with comparable S.S. are used for fair comparison. As shown in Fig. 10(a) , the reduction of gate area and the close proximity of the trap to the current path in scaled FinFET lead to higher sensitivity to RTN. Compared with the RTN amplitude for the 22-nm node, 1.5X (2.2X) larger RTN amplitude is observed for the 16-nm (11-nm) node. Furthermore, with only W fin scaling, the RTN amplitude becomes significantly larger [ Fig. 10(b) ]. Compared with the 22-nmnode FinFET device, the RTN amplitude can be 1.7X (2.5X) larger for the 16-nm (11-nm) node. In other words, to reduce the impact of RTN, scaling EOT and W fin simultaneously is needed for FinFET devices. 
IV. COMPARISON OF PLANAR BULK DEVICE AND FinFET IN THE PRESENCE OF RTN AND VARIATION
In this section, we investigate the impacts of RTN on planar BULK and FinFET devices in the presence of random variation. For the planar BULK device, the random dopant fluctuation (RDF) is an important concern, and the introduced percolation path shows strong correlation with the charged trap located in the critical path of current conduction, resulting in significantly larger RTN amplitude variation [17] , [21] . For FinFET with lightly doped (or undoped) channel, fin LER and WFV have been shown to be the major variation sources [8] , and the volume inversion/conduction inside the entire silicon fin is beneficial to mitigate the influence of charged trap at the interface. In the following section, the influences of the trap and associated variations are considered simultaneously and compared for the planar BULK device and FinFET designed with identical I d,sat .
In Fig. 11 , 3-D TCAD atomistic simulations are performed to account for RDF in the planar BULK device [22] , [23] and fin LER/WFV in FinFET [2] , [4] , [5] . The single trap is placed in the worst position (the center region for the planar BULK device [17] and the bottom of region A in Fig. 3(a) for FinFET). With trap location fixed, the observed dispersion in RTN amplitude stems from the interaction between the charged trap and individual variation sources. Compared with FinFET, the planar BULK device shows smaller nominal (marked in gray-symbol line) RTN amplitude due to larger S.S. and comparable ΔV T . Furthermore, unlike FinFET, the nominal RTN amplitude of the planar BULK device saturates at low V g bias due to its uniform surface conduction path in the subthreshold region. However, due to its stronger correlation between the charged trap and subthreshold current conduction, the planar BULK device with RDF exhibits broader RTN dispersion than the FinFET device with fin LER and WFV.
As shown in Fig. 12(a) for the cases with EOT = 0.65 nm, more than 50% of the planar BULK devices have smaller RTN amplitude than FinFET, whereas in the vicinity of distribution tail (∼95% of the distribution), the RTN amplitude of the planar BULK device is inferior to (larger than) the FinFET counterpart. The correlation between RTN amplitude and trap-induced V T shift (ΔV T ) is evaluated and shown in Fig. 12(b) . As can be seen, the RTN amplitude shows very high correlation with ΔV T due to larger variations in ΔV T . Compared with FinFET, the planar BULK device with surface conduction results in broader ΔV T distribution, while the characteristic of volume conduction in FinFET with thin EOT results in less ΔV T and tighter RTN amplitude dispersion. Fig. 13 shows the impact of random trap location on the RTN amplitude at V g = 0 V. Owing to the location dependence of RTN amplitude [ Fig. 3(a) ], the dispersion of FinFET RTN amplitude significantly broadens and becomes closer to the planar BULK counterpart. Because of the weak interaction between the trap and fin LER/WFV, the FinFET RTN amplitude is mainly determined by the locations with the largest/smallest impacts [ Fig. 3(a) ]. For planar BULK devices, the strong interaction between the charged trap and random discrete dopants extends the tail, and the RTN amplitude can exceed FinFET in ∼98% of the cumulative distribution (inset of Fig. 13 ). Fig. 14 shows a comparison of the impact of a single randomly placed trap on the planar BULK device and FinFET at various gate biases (V g = 0, 0.5, and 1.0 V). The RTN amplitude dispersions for both the planar BULK device and FinFET deteriorate with extended tails at low V g . In addition, FinFET is found to be more susceptible to RTN around V g = 0.5 V due to its higher threshold voltage (0.45 V for FinFET and 0.35 V for the planar BULK device) which results in fewer carriers to screen the influence of charged trap. In this section, we consider the impacts of RTN on the cell stability of 6T FinFET SRAM and leakage/delay of several basic FinFET logic circuits. Three-dimensional TCAD mixedmode simulations are performed to account for the influence of a single trap placed in the worst position [the bottom of region A in Fig. 3(a) ]. For 6T SRAM cell, the binary states of trapping/detrapping in each cell transistor form 64 possible combinations. In Fig. 15 , these 64 possible combinations are binary coded with the cell transistor labeled from A0 to A5, and the bit values of "0" and "1" represent the "detrapping" and "trapping" states, respectively. Therefore, the "0" cell type means that all six cell transistors are free from RTN, whereas the "63" cell type means that there is charged trap in each and every cell transistor. the presence of RTN, the calculated ΔRSNM (difference in the maximum and minimum RSNMs) reaches to 6.4 mV (80 mV for the RSNM without RTN) for an SRAM cell operating at V dd = 0.4 V. The dependence of the RSNM extreme values and the relative importance of ΔRSNM to the nominal RSNM (without RTN) for various V dd 's are shown in Fig. 16(c) . As expected, the relative importance of ΔRSNM increases with reduced V dd (∼20% at 0.2 V). Fig. 17 shows the impacts of RTN on the leakage/delay of the FinFET inverter at various V dd 's. The error bars in the figure represent leakage/delay variations from the four possible combinations formed by the trapping/detrapping in NFET/PFET transistors. As can be seen in Fig. 17(a) , the leakage variation induced by RTN is around 24% at V dd = 0.5 V and gradually increases with V dd . On the other hand, the delay variation induced by RTN decreases with increasing V dd [ Fig. 17(b) ]. For the FinFET inverter at V dd = 0.2 V, the delay variation due to RTN is about 17%. Fig. 18 shows the leakage analysis of two-way NAND with trapping/detrapping in each transistor. The 16 possible combinations are shown in Fig. 18(a) with input pattern (A, B) = (1, 1) and V dd = 0.4 V. Since the leakage current is dominated by the "OFF" transistors [two PFETs for (A, B) = (1, 1)], the impact of RTN can only be found for trapping/detrapping in P1/P2 transistors for this input pattern. Fig. 18(b) shows the input pattern dependence of two-way NAND leakage at V dd = 0.4 V. Similar to the FinFET inverter, ∼25% leakage variation is observed in the existence of RTN. Fig. 19(a) shows the impacts of RTN on two-to-one multiplexer (MUX) delay with 16 possible combinations for passing "1" and passing "0" from the input A. Due to the difference in gate overdrive (passing "1": V dd −V output for NFET and V inputA -GND for PFET; passing "0": V dd −V inputA for NFET and V output -GND for PFET), the P1 (or N1) transistor dominates the overall MUX delay and shows significantly RTN impact for passing "1" (or passing "0"). The dependence of delay on V dd considering both passing "1" and passing "0" is shown in Fig. 19(b) . As expected, the delay variation due to RTN increases with decreasing V dd (∼16% at V dd = 0.2 V).
VI. CONCLUSION
We have investigated the impacts of single-charged-trapinduced RTN on tied-and independent-gate FinFET devices, cell stability of 6T FinFET SRAM, and leakage/delay in several basic FinFET logic circuits. For FinFET in tied-gate mode, we show that the trap located near the bottom of sidewall interface and at the middle between source and drain regions results in the most significant impact (worst position). Reducing FinFET EOT or higher operating temperature can mitigate the impact of RTN. In independent-gate mode, degraded RTN amplitude depends on the location of the charged trap and the currentconducting path modulated by front-and back-gate biases. We show that the planar BULK device, with larger S.S. and comparable trap-induced V T shift, exhibits less degradation in nominal RTN amplitude than FinFET. However, the larger variability and surface conduction characteristic of the planar BULK device result in broader dispersion and larger worst case degradation (at the tail of distribution) than FinFET with smaller variability and volume conduction inside the silicon fin. For the 6T SRAM cell, the RSNM of 64 possible combinations from trapping/detrapping in each cell transistor is examined. In addition, the leakage and delay of the FinFET inverter, two-way NAND, and two-to-one MUX are investigated, and the RTN is shown to cause 24%-27% and 13%-15% variations in leakage and delay at V dd = 0.4 V, respectively.
